

Abstract of the Disclosure:

An apparatus and method for executing a Viterbi algorithm includes initial state registers, at least one transition register, and an adder/subtractor network. Furthermore, 5 evaluation units and a selection unit are provided for switching the apparatus between a first operating mode and a second operating mode. The selection unit can select different evaluation units depending on the selected operating mode.

GLM